Optimized DC booster charge pump in 180 nm CMOS technology suitable for radar and RFID applications

Document Type : Original Article

Authors

1 PhD student, Faculty of Electrical Engineering, Sari Branch, Islamic Azad University, Sari, Iran

2 Assistant Professor, Faculty of Electrical Engineering, Sari Branch, Islamic Azad University, Sari, Iran

Abstract

In this paper, a new charge pump in CMOS technology is designed and implemented. By using the body bias to reduce the threshold voltage and controlling the voltage by using the voltage reference circuit, a DC to DC voltage booster circuit with high efficiency has been achieved to provide an input voltage of 320 millivolts and an output voltage of more than 1 volt. Simulations have been done so that the proposed voltage booster circuit can be analyzed in a state where the results are close to the fabrication results. The results indicate that compared to previous works, smaller capacitors have been used to reduce the area of the circuit as well as high output voltage by using the minimum number of transistors. The simulation results with 25 pF charge pump capacitor in each clock pulse frequency of 200 kHz show that the input voltage of 350 millivolts reaches 1.2 volts in less than 2 milliseconds. The proposed circuit can be suitable for radar and RFID applications with low power consumption.

Keywords


Smiley face

  1. Nilforoosh and R. Aghajani, “SINR Enhancement in Co-located MIMO RADAR with Multiple Targets,” Journal of Radar, vol. 8, no. 2, 2020 (Serial No. 24) (In Persian).
  2. Pan and T. Samaddar, “Charge Pump Circuit Design,” New-York: McGraw-Hill, 2006.
  3. W. Lau and L. Siek, “A 2.45 GHz CMOS rectifier for RF energy harvesting,” in 2016 IEEE wireless power transfer conference (WPTC): IEEE, pp. 1-3, 2016.
  4. Peng, N. Tang, Y. Yang and D. Heo, “CMOS Startup Charge Pump with Body Bias and Backward Control for Energy Harvesting Step-Up Converters,” in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 61, no. 6, pp. 1618-1628, 2014.
  5. Ballo, A. D. Grasso and G. Palumbo, “A High-Performance Charge Pump Topology for Very-Low-Voltage Applications,” in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 7, pp. 1304-1308, 2020.
  6. Mahmoud, M. Alhawari, B. Mohammad, H. Saleh, and M. Ismail, “A charge pump-based power management unit with 66%-efficiency in 65 nm CMOS,” in 2018 IEEE International Symposium on Circuits and Systems (ISCAS): IEEE, pp. 1-4), 2018.
  7. Ballo, G. Giustolisi, A. D. Grasso, and G. Palumbo, “A Clock Boosted Charge Pump with Reduced Rise Time,” in 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS): IEEE, pp. 605-608, 2018.
  8. Mahmoud, M. Alhawari, B. Mohammad, H. Saleh, and M. Ismail, “A multi-input, multi-output power management unit using Dickson charge pump for energy harvesting applications,” in Proc. IEEE 59th Int. Midwest Symp. Circuits Syst. (MWSCAS), Florence, Italy, pp. 1–4, 2016.
  9. Mahmoud, M. Alhawari, B. Mohammad, H. Saleh and M. Ismail, “A Gain-Controlled, Low-Leakage Dickson Charge Pump for Energy-Harvesting Applications,” in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 5, pp. 1114-1123, 2019.
  10. Carlos A. Pinheiro, Fabián Olivera, Antonio Petraglia, “A Three-Stage Charge Pump with Forward Body Biasing in 28 nm UTBB FD-SOI CMOS,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol.68, no.11, pp.4810-4819, 2021.
  11. Tingxu Hu, Mo Huang, Yan Lu, Rui P. Martins, “A Capacitor-Cross-Connected Boost Converter with Duty Cycle < 0.5 Control for Extended Conversion-Ratio and Soft Start-Up,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol.69, no.10, pp.4272-4283, 2022.
  12. Andrea Ballo, Alfio Dario Grasso, Gaetano Palumbo, “A Bulk Current Regulation Technique for Dual-Branch Cross-Coupled Charge Pumps,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol.69, no.10, pp.4128-4132, 2022.